



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

TC

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/494,787	01/31/2000	John A. Mount	SEA9274	3950
7590	10/11/2006		EXAMINER	
DAVID K LUCENTE SEAGATE TECHNOLOGY LLC INTELLECTUAL PROPERTY DEPT COL2LGL 389 DISC DRIVE LONGMONT, CA 80503			SORRELL, ERON J	
			ART UNIT	PAPER NUMBER
			2182	
			DATE MAILED: 10/11/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	09/494,787	MOUNT, JOHN A.
	Examiner Eron J. Sorrell	Art Unit 2182

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 24 July 2006.  
 2a) This action is FINAL.                    2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-25 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-5 and 16-25 is/are rejected.  
 7) Claim(s) 6-15 is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on 31 January 2000 is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) Notice of References Cited (PTO-892)  
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  
 3) Information Disclosure Statement(s) (PTO/SB/08)  
 Paper No(s)/Mail Date \_\_\_\_\_

4) Interview Summary (PTO-413)  
 Paper No(s)/Mail Date. \_\_\_\_\_  
 5) Notice of Informal Patent Application  
 6) Other: \_\_\_\_\_

DETAILED ACTION

*Claim Rejections - 35 USC § 101*

1. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

2. Claims 16-20 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.

3. Claims 16-20 describes a method that is not limited to tangible embodiments. The claims detail manipulation of information in a in a register or parameter and providing information over a bus, which lacks practical application because the claims have no concrete or useful application/result. The Examiner suggests amending the claims to include positive recitations of where the data is coming from, where the data is going, and the practical application of the claimed method.

4. To expedite a complete examination of the instant application, the claims rejected under 35 USC 101 (nonstatutory) above are further rejected as set forth below in anticipation of applicant amending these claims to place them within the four statutory categories of invention.

***Claim Rejections - 35 USC § 102***

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims 1,2,3,5,16,18, and 19, are rejected under 35 U.S.C. 102(b) as being anticipated by Hessing et al. (U.S. 5,276,564 hereinafter "Hessing").

7. Referring to claim 1, Hessing teaches in an apparatus (fig. 1) having a bus (see all signal lines connecting items 12,20, and 26, note the bus comprises all of the connecting signal lines) operatively coupled to a first controller chip (see item 26 in figure 1) and a first channel chip (see item 20 in figure 1), the channel chip having several registers (fig. 2), the storage system also having a storage medium (see lines 38-57 of column 2) operatively coupled to the bus through a storage medium interface (see item 12 in figure 1), a method for retrieving data recorded on the storage medium comprising the step of:

Art Unit: 2182

(a) retrieving a first portion of the record data via the bus (see lines 24-47 of column 5);

(b) updating some of the registers via the bus (see lines 49-67 of column 5); and

(c) retrieving a second portion of the record data via the bus (see lines 24-47 of column 5).

8. Referring to claim 2, Hessing teaches in interface includes a read head, further comprising a step (d) of repositioning the storage medium interface with respect to the storage medium, between retrieving steps (a) and (c) (see lines 38-57 of column 2).

9. Referring to claim 3, Hessing teaches the interface has a plurality of operating parameters that are modified in the updating step (see lines 11-19 of column 2, note the interface can transfer data or servo data).

10. Referring to claim 5, Hessing teaches the registers contain at least one mode-indicating value (see lines 49-67 of column 5, note either the data mode or servo mode is in operation).

Art Unit: 2182

11. Referring to claims 16 and 21, Hessing teaches a method comprising:

providing data via a bus (see lines 24-47 of column 5, see all signal lines connecting items 12,20, and 26, note the bus comprises all of the connecting signal lines);

updating at least one register or parameter via the bus (see lines 49-67 of column 5); and

providing data via the bus responsive to the updating (see lines 24-47 of column 5).

12. Referring to claims 18 and 22, Hessing teaches the bus is parallel (see all signal lines connecting items 12,20, and 26, note the bus comprises all of the connecting signal lines).

13. Referring to claim 19, Hessing teaches the steps are controlled by a processor (see lines 48-67 of column 3).

14. Referring to claim 23, Hessing teaches the first and second data are respectively characterized as user data transferred between a host device and a storage medium (see lines 11-19 of column 3).

Art Unit: 2182

15. Referring to claim 24, Hessing teaches the user data are transmitted via the bus between a read/write channel (item 12, figure 1) and a controller (item 26, figure 1).

16. Referring to claim 25, wherein the first data are transmitted at a first data rate and the second data are transmitted at a second rate different than the first rate (see lines 1-13 of column 2).

*Claim Rejections - 35 USC § 103*

17. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

18. Claims 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hessing in view of Du et al. (U.S. Patent No. 6,381,085 hereinafter "Du").

19. Referring to claim 4, Hessing fails to teach the registers contain at least one read channel parameter value selected from

Art Unit: 2182

the group consisting of: a precompensation value, a filter coefficient value, and a phase offset value.

Du teaches in an analogous system, registers containing a read channel parameters comprising at least a filter coefficient value (see lines 21-35 of column 2).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the system and method of Hessing with the above limitation of Du. One of ordinary skill in the art would have been motivated to make such modification because Du suggests this parameter helps improve the bit error rate (see lines 21-35 of column 2).

20. Claims 17 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hessing in view of O'Brien et al. (U.S. Patent No. 3,883,853 hereinafter "O'Brien").

21. Referring to claim 17, Hessing fails to teach the bus is a serial bus. O'Brien teaches, in an analogous system, the bus being a serial bus (see data bus in figure 3).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the system of Hessing such that the bus is a serial bus to provide faster data transfer rates.

22. Claims 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hessing in view of Taniai et al. (U.S. Patent No. 5,438,665 hereinafter "Taniai").

23. Referring to claim 20, Hessing fails to teach the steps are provided by a DMA controller. Taniai teaches a DMA controller that provides data via a bus, updates registers via a bus, and provides data via the bus responsive to the update (see lines 6-32 of column 4).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the system of Hessing with the above teachings of Taniai. One of ordinary skill in the art would have been motivated to make such modification in order to relieve the processor of the burdensome task of transferring data.

***Allowable Subject Matter***

24. Claims 6-15 are allowed.

***Response to Arguments***

25. Applicant's arguments filed 7/24/06 have been fully considered but they are not persuasive. The applicant argues:

Art Unit: 2182

1) The 101 rejection of claims 16-20 should be withdrawn because one of ordinary skill in the art would recognize the practical application of reducing processor burden (see first paragraph of page 11 of applicant's remarks).

2) The Examiner's interpretation of a bus as a group of signal lines is erroneous because the Examiner has not considered the term consistent with its plain meaning.

As per argument 1, the Examiner disagrees. There is no limitation or language in the claim mentioning reducing processor burden.

As per argument 2, the Examiner disagrees. The Microsoft Computer Dictionary, cited as extrinsic evidence defines a bus as "a set of hardware lines used for data transfer among components of a computer system...*The bus consists of specialized groups of lines that carry different types of information* (emphasis added)." This definition is consistent with the examiner's interpretation of a "group of signal lines."

#### *Conclusion*

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eron J.

Art Unit: 2182

Sorrell whose telephone number is 571 272-4160. The examiner can normally be reached on Monday-Friday 8:00AM - 4:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kim Huynh can be reached on 571-272-4147. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

EJS  
October 1, 2006

  
KIM HUYNH  
SUPERVISORY PATENT EXAMINER

10/2/06